

## RO-1T6-2DR4

### 1600G OSFP1600 2xDR4 500M 1.6T Optical Transceiver



The 1600G OSFP1600 2xDR4 Transceiver is designed to transmit and receive serial optical data links up to 212.5 Gbps data rate (per channel) by PAM4 modulation format over single-mode fiber. It is a small-form-factor hot pluggable transceiver module integrated with high performance Sipro modulator. It is compliant with 1600G Ethernet specs and OSFP MSA.

#### Features

- ◆ Hot-pluggable OSFP1600 form factor
- ◆ Up to 212.5Gbps data rate per channel by PAM4 modulation
- ◆ Power dissipation: 30W
- ◆ Operating temperature range: 15°C ~ 70°C
- ◆ Single +3.3V power supply
- ◆ Maximum link length of 500m on SMF fiber
- ◆ 8x200G PAM4 Sipro-based transmitter
- ◆ Dual MPO-12 APC connector receptacle optical interface compliant
- ◆ DDM function implemented
- ◆ International class 1 laser safety certified
- ◆ Compliant with ROHS2.0

## Applications

- ◆ 1600GBASE-DR8 Ethernet links
- ◆ Switch & Router Connections
- ◆ Data Centers
- ◆ Other 1600G Interconnect Requirements

## Standards

- ◆ IEEE P802.3dj™/D1.1
- ◆ OSFP MSA Rev 5.1
- ◆ CMIS Rev 5.1 or later

## Specifications

(Tested under recommended operating conditions, unless otherwise noted)

Parameter	Min	Typ	Max	Unit	Notes
<b>Transmit characteristics</b>					
Signaling rate	106.25 -50ppm	106.25	106.25 +50ppm	GBd	
Modulation format		PAM4			
Wavelength	1304.5	1311	1317.5	nm	
Side-mode suppression ratio(SMSR)	30			dB	
Average launch power	-3.3 <sup>a</sup>		4	dBm	
Outer Optical Modulation Amplitude( $OMA_{outer}$ )			4.2	dBm	
Outer Optical Modulation Amplitude ( $OMA_{outer}$ )					
for TDECQ < 0.9 dB	-0.3			dBm	
for $0.9 \text{ dB} \leq \max(\text{TECQ}, \text{TDECQ}) \leq 3.4 \text{ dB}$	-1.2 + $\max(\text{TECQ}, \text{TDECQ})$			dBm	
Transmitter and dispersion eye closure for PAM4(TDECQ)			3.4	dB	

Extinction ratio	3.5			dB	
Transmitter transition time			8	ps	
Average launch power of OFF transmitter			-15	dBm	
$RIN_{21.4OMA}$			-139	dB/Hz	
Optical return loss tolerance			21.4	dB	
Transmitter reflectance			-26	dB	
<b>Receive characteristics</b>					
Signaling rate	106.25 -50ppm	106.25	106.25 +50ppm	GBd	
Modulation format		PAM4			
Wavelength	1304.5	1311	1317.5	nm	
Damage threshold	5			dBm	
Average receive power	-5.8 <sup>d</sup>		4	dBm	
Receive power ( $OMA_{outer}$ )			4.2	dBm	
Receiver reflectance			-26	dB	

Parameter	Min	Typ	Max	Unit	Notes
Receiver sensitivity ( $OMA_{outer}$ ) for $TECQ < 0.9$ dB			-3.4	dBm	
for $0.9$ dB $\leq$ $TECQ \leq$ $SECQ$			-4.3+TE CQ	dBm	
Stressed receiver sensitivity ( $OMA_{outer}$ )			-0.9	dBm	
<b>Conditions of stressed receiver sensitivity test:</b>					
Stressed eye closure for PAM4 (SECQ)		3.4		dB	
$OMA_{outer}$ of each aggressor lane		2.9		dBm	

## Ordering Information

Part No.	Specifications									Application
	Package	Data rate	Modulator	Optical Power	Detector	Sensitivity	Temp	Reach	Others	
RO-1T6-2DR4	OSFP 1600	1600G	Jack	-3.3~4dBm	PD	< -3.4dBm @2.4E-4	15~70°C	500m	RoHS	Ethernet

## Absolute Maximum Ratings

Parameter	Symbol	Unit	Min	Max
Storage Temperature	Ts	°C	-20	+85
Relative Humidity	RH	%	5	85
Power Supply Voltage	Vcc	V	-0.3	+3.6

## Recommended Operating Conditions

Parameter	Symbol	Unit	Min	Typ	Max
Operating Case Temperature	Tc	°C	15		70
Power Supply Voltage	Vcc	V	3.135	3.3	3.465
Power Consumption	Pc	W			30

## Optical Interface




Figure 1. Optical lane sequence

Note: Optical interface is 8°APC Dual MPO-12. Lane sequence is as shown in Figure 1.

Principle diagram




Figure 2. Module Principle Diagram

## Electric Ports Definition

Parameter	Min	Typ	Max	Unit	Notes
Supply voltage	3.135		3.465	V	
Signaling rate, each lane	106.25 -50ppm	106.25	106.25 +50ppm	GBd	
<b>Module input characteristics</b>					
Differential peak-to-peak input voltage tolerance	1200			mV	TP1a
Peak-to-peak AC common-mode voltage tolerance(min) Low-frequency, $V_{CM_{LF}}$ Full-band, $V_{CM_{FB}}$		32 80		mV	TP1a
Differential termination mismatch			10	%	TP1
Module stressed input tolerance	See IEEE P802.3dj™/D1.1 176E.6.12 & 176E.6.13				TP1a
Single-ended voltage tolerance	-0.4		3.3	V	TP1a
DC common-mode voltage tolerance	-0.35		2.85	V	TP1
<b>Module output characteristics</b>					
AC common-mode Peak-to-peak voltage(max) Low-frequency, $V_{CM_{LF}}$ Full-band, $V_{CM_{FB}}$			30 60	mV	TP4
Differential peak-to-peak output voltage(max)					TP4
Output enabled			1200	mV	
Output disabled			30	mV	
DC common-mode voltage			1.9	V	TP4
Effective return loss	TBD			dB	TP4
Common-mode to common-mode return loss	Equation (179-9)			dB	TP4

Common-mode to differential-mode return loss	Equation (179-9)			dB	TP4
Transmitter steady-state voltage	0.4			V	TP4
Transmitter steady-state voltage			0.6	V	TP4
Linear fit pulse peak ratio	TBD				TP4
Level separation mismatch ratio	0.95				TP4
Transmitter output waveform					

Parameter	Min	Typ	Max	Unit	Notes
absolute value of step size for all taps	0.005				
absolute value of step size for all taps			0.025		
value at minimum state for c(-3)			-0.06		
value at maximum state for c(-2)	0.12				
value at minimum state for c(-1)			-0.34		
value at minimum state for c(0)			0.5		
value at minimum state for c(1)			-0.2		
Signal-to-noise-and-distortion ratio	33.5			dB	TP4
Signal-to-residual-intersymbol interference ratio	28			dB	TP4
Output jitter( $J_{RMS03}$ )			0.023	UI	TP4
Output jitter( $EOJ_{03}$ )			0.025	UI	
Output jitter( $J4U_{03}$ )			0.118	UI	
<b>IIC communication</b>					
IIC Clock frequency	100		1000	kHz	
Clock stretching			500	us	
Data In Hold Time	0			us	
Data In Setup Time	0.1			us	

### Pin Descriptions




Figure 3. Electrical Pin-out Details

Name	Direction	Description
TX[8:1]p	input	Transmit differential pairs from host to module.
TX[8:1]n	input	
RX[8:1]p	output	Receive differential pairs from module to host.
RX[8:1]n	output	
SCL	bidir	2-wire serial clock signal. Requires pull-up resistor to 3.3V on host.
SDA	bidir	2-wire serial data signal. Requires pull-up resistor to 3.3V on host.
LPWn/PRSn	bidir	Multi-level signal for low power control from host to module and module presence indication from module to host.
INT/RSTn	bidir	Multi-level signal for interrupt request from module to host and reset control from host to module.
VCC	power	3.3V power for module.
GND	ground	Module Ground. Logic and power return path.

## Pin List

PIN	Logic	Symbol	Description	Note
1		GND	Ground	
2	CML-I	Tx2p	Transmitter Data Non-Inverted	
3	CML-I	Tx2n	Transmitter Data Inverted	
4		GND	Ground	
5	CML-I	Tx4p	Transmitter Data Non-Inverted	
6	CML-I	Tx4n	Transmitter Data Inverted	
7		GND	Ground	
8	CML-I	Tx6p	Transmitter Data Non-Inverted	
9	CML-I	Tx6n	Transmitter Data Inverted	
10		GND	Ground	
11	CML-I	Tx8p	Transmitter Data Non-Inverted	
12	CML-I	Tx8n	Transmitter Data Inverted	
13		GND	Ground	
14	LVCMOS-I/O	SCL	2-wire Serial interface clock	Open-Drain with pull up resistor on Host
15		VCC	+3.3V Power	
16		VCC	+3.3V Power	
17	Multi-Level	LPWn/PRSn	Low-Power Mode / Module Present	Note1
18		GND	Ground	
19	CML-O	Rx7n	Receiver Data Inverted	
20	CML-O	Rx7p	Receiver Data Non-Inverted	
21		GND	Ground	
22	CML-O	Rx5n	Receiver Data Inverted	
23	CML-O	Rx5p	Receiver Data Non-Inverted	
24		GND	Ground	
25	CML-O	Rx3n	Receiver Data Inverted	
26	CML-O	Rx3p	Receiver Data Non-Inverted	
27		GND	Ground	
28	CML-O	Rx1n	Receiver Data Inverted	
29	CML-O	Rx1p	Receiver Data Non-Inverted	

30		GND	Ground	
31		GND	Ground	
32	CML-O	Rx2p	Receiver Data Non-Inverted	
33	CML-O	Rx2n	Receiver Data Inverted	
34		GND	Ground	
35	CML-O	Rx4p	Receiver Data Non-Inverted	
36	CML-O	Rx4n	Receiver Data Inverted	
37		GND	Ground	
38	CML-O	Rx6p	Receiver Data Non-Inverted	
39	CML-O	Rx6n	Receiver Data Inverted	
40		GND	Ground	
41	CML-O	Rx8p	Receiver Data Non-Inverted	
42	CML-O	Rx8n	Receiver Data Inverted	
43		GND	Ground	
44	Multi-Level	INT/RSTn	Module Interrupt / Module Reset	Note2
45		VCC	+3.3V Power	
46		VCC	+3.3V Power	
47	LVC MOS-I/O	SDA	2-wire Serial interface data	Open-Drain with pull up resistor on Host
48		GND	Ground	
49	CML-I	Tx7n	Transmitter Data Inverted	
50	CML-I	Tx7p	Transmitter Data Non-Inverted	
51		GND	Ground	
52	CML-I	Tx5n	Transmitter Data Inverted	
53	CML-I	Tx5p	Transmitter Data Non-Inverted	
54		GND	Ground	
55	CML-I	Tx3n	Transmitter Data Inverted	
56	CML-I	Tx3p	Transmitter Data Non-Inverted	
57		GND	Ground	
58	CML-I	Tx1n	Transmitter Data Inverted	
59	CML-I	Tx1p	Transmitter Data Non-Inverted	
60		GND	Ground	

**Note 1:** LPWn/PRSn is a dual function signal that allows the host to signal Low Power mode and the module to indicate Module Present. The circuit showing below enables multi-level signaling to provide direct signal control in both directions. Low Power mode is an active-low signal on the host which gets converted to an active-low signal on the module. Module Present is controlled by a pull-down resistor on the module which gets converted to an active-low logic signal on the host.




Figure 2 LPWn/PRSn circuit

**Note 2:** INT/RSTn is a dual function signal that allows the module to raise an interrupt to the host and also allows the host to reset the module. The circuit showing below enables multi-level signaling to provide direct signal control in both directions. Reset is an active-low signal on the host which is translated to an active-low signal on the module. Interrupt is an active-high signal on the module which gets translated to an active-high signal on the host.




Figure 3 INT/RSTn circuit

### Module Memory Map




Figure 4 Digital Diagnostic Memory Map

### Host Board Power Supply Filtering

Figure 5 provides an example implementation for a 3.3V power filter on the host board. If an alternate circuit is used for power filtering then the same filter characteristics as this example filter shall be met.




Figure 5 Reference Power Supply Filter for Module Testing

Package Outline




Figure 6 Package Outline